Implementation of a Functional Verification System using SystemC
نویسندگان
چکیده
The implementation of a functional verification system using SystemC, system-level design language, is presented in this paper. SystemC is used in system-level design methodology because of the capability of system architectural model description and hardware/software design. The implemented verification system, which consists of various SystemC modules, in this paper can explore design space using SystemC and verify functional correction of progressive refined module in RTL HDL. The functional verification is performed on a simple device-under-test, the transposed FIR filter. Connections between SystemC simulation kernel and HDL simulator are achieved through user-defined system function of HDL simulator and communication channel.
منابع مشابه
A SystemC Library for Advanced TLM Verification
This paper introduces the System Verification Methodology (SVM) Library as an advanced TLM library for SystemC, which is based on the OVM-SC library, a SystemC implementation of an Open Verification Methodology (OVM) subset. SVM integrates with a functional coverage library and comes as a significant extension of the OVM-SC library, by providing domain specific components (drivers, monitors, sc...
متن کاملEnriching UVM in SystemC with AMS extensions for randomization and functional coverage*
The Universal Verification Methodology (UVM) is a coverage driven verification approach, which has become the standard for the verification of digital systems. The framework provided by UVM makes it possible to create structured test environments, which facilitates the reuse of verification components and scenarios. However, the UVM library is only available for SystemVerilog, limiting the veri...
متن کاملAn Implementation of Pipelined Rijndael with SystemC and Co-emulation with iPROVE
This paper describes an implementation of Rijndael, a new Advanced Encryption Standard (AES), with SystemC. The design started in the un-timed functional level description in C and was gradually refined until all blocks were translated into RTL SystemC, which can be synthesized with CoCentric SystemC Compiler. To improve the verification speed, cycle-accurate co-emulation was used. iPROVE, an F...
متن کاملTimed SystemC Waiting-State Automata
System-Level Modeling using system-level languages like SystemC or SystemVerilog is gaining more and more popularity. They are supposed to provide the garantee of critical functional properties about the interaction between concurrent processes like determinism or liveness up to a basic unit, the delta-cycle. Additionnally to this functional correctness, system level models should also provide ...
متن کاملA Schedulerless Semantics of TLM Models Written in SystemC Via Translation into LOTOS
TLM (Transaction-Level Modeling) was introduced to cope with the increasing complexity of Systems-on-Chip designs by raising the modeling level. Currently, TLM is primarily used for system-level functional testing and simulation using the SystemC C++ API widely accepted in industry. Nevertheless, TLM requires a careful handling of asynchronous concurrency. In this paper, we give a semantics to ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2008